

D2
cancel

each level of partitioning. Other approaches to the partitioning process include min-cut, force-directed, simulated annealing, and spectral approaches. --

IN THE CLAIMS

Please cancel claims ~~1-14~~ and 18-21 without prejudice, and replace with claims 22-36 as shown below.

D3
Cm1

¹~~22~~. In the design of integrated circuits, a computer controlled method for placing cells in a placement area, comprising:

generating a netlist through a synthesis process;
establishing a convergence criterion based upon a partition size;
executing a cell separation process according to the netlist;
changing the netlist in response to how the cells are placed;
modifying the spacings of the cells responsive to changes made to the netlist;
partitioning the cells into a plurality of partitions; and,
determining whether the partitions meet said criterion for convergence.

¹~~23~~. The method of claim ¹~~22~~, further comprising inputting HDL, user constraints, and technology data into the synthesis process for generating the netlist.

¹~~24~~. The method of claim ¹~~22~~ wherein a change to the netlist includes sizing a gate up or down.

¹~~25~~. The method of claim ¹~~22~~ wherein a change to the netlist includes adding or deleting one or more gates.

Serial No.: 08/886,625

Examiner: GARBOWSKI, L.

Art Unit: 2825

⁵
26. The method of claim ¹~~22~~ wherein the partition size is measured by the number of gates contained therein.

⁶
27. In the design of integrated circuits, a computer controlled method for placing cells in a placement area, comprising:

generating a netlist through a synthesis process;
establishing a convergence criterion based upon a partition size;
executing a cell separation process according to the netlist;
changing the netlist;
changing the size of said placement area;
modifying the spacings of the cells responsive to changes made to the netlist;
partitioning the cells into a plurality of partitions; and,
determining whether the partitions meet said criterion for convergence.

³
D3
Cmt
⁷
28. The method of claim ⁴~~27~~, further comprising inputting HDL, user constraints, and technology data into the synthesis process for generating the netlist.

⁴
29. The method of claim ⁴~~27~~ wherein a change to the netlist includes sizing a gate up or down.

⁹
30. The method of claim ⁶~~27~~ wherein a change to the netlist includes adding or deleting one or more gates.

¹⁰
31. The method of claim ⁶~~27~~ wherein the partition size is measured by the number of gates contained.

Serial No.: 08/886,625

Examiner: GARBOWSKI, L.
Art Unit: 2825

¹¹
~~32.~~ In the design of integrated circuits, a computer controlled method for placing cells in a placement area, comprising:

- generating a netlist through a synthesis process;
- establishing a convergence criterion based upon a partition size;
- executing a cell separation process according to the netlist;
- changing the netlist in response how the cells are placed;
- changing the size of said placement area;
- modifying the spacings of the cells responsive to changes made to the netlist;
- partitioning the cells into a plurality of partitions; and,
- determining whether the partitions meet said criterion for convergence.

¹²
³⁶
E ^{D3}
^{cmdd} ^E ~~33.~~ The method of claim ²²¹¹, further comprising inputting HDL, user constraints, and technology data into the synthesis process for generating the netlist.

¹³
^{34.} The method of claim ²²¹¹ wherein a change to the netlist includes sizing a gate up or down.

¹⁴
E ^{35.} The method of claim ²²¹¹ wherein a change to the netlist includes adding or deleting one or more gates.

¹⁵
E ^{36.} The method of claim ²²¹¹ wherein the partition size is measured by the number of gates contained.